Speakers
Sponsored Talk
Moderator
Bilal Zafar
10xEngineers
Hover to read bio →
Bilal Zafar
Bilal Zafar is the co-founder & CEO of 10xEngineers, a hardware services company based in Lahore. 10xEngineers specializes in RISC-V processors, Image & Video processing and AI Compilers. Previously, he was Principal Engineer at Qualcomm. He holds a PhD in Computer Engineering from the University of Southern California.
Sponsored Talk
Hafiz Azeem Abbas
GSME
GSME Journey & Outlook
Hover to read bio →
Hafiz Azeem Abbas
Hafiz Azeem Abbas is an accomplished IC Design professional with two Master's degrees in Electronics & Telecommunication (UET Lahore) and IC Design (FAST-NUCES Islamabad). He served as CEO of Fantasy Tech Enterprise for three years before transitioning into IC design at the ICD Lab at FAST-NUCES. He is currently Manager IC Design at GSME, specialising in Power Management ICs, fast charging battery ICs, PLLs, Smart Displays, and Microcontroller automation.
Sponsored Talk
Mureed Bukhari, VP of Operations
EpicSemi
Vision of Epic Semi and our product portfolio.
Hover to read bio →
Mureed Bukhari
Mureed A. Bukhari is a senior sales and operations executive with over 20 years of experience across the Middle East and South Asia. He currently serves as Vice President Operations, Saudi Arabia at Epic Semi, where he leads operational execution, market development, and localization of semiconductor and advanced computing initiatives.
Keynote Speakers
Keynote
Jawad Haider
Intel KSA
Keynote Speaker, Panel B
Hover to read bio →
Jawad Haider
Jawad Haider is the General Manager of Strategy and Partnerships for Saudi Arabia at Intel, with prior experience at companies including Rivos (acquired by Meta), Virtue AI, and Saudi Arabia's Ministry of Communications and Information Technology. He specializes in product strategy, partnerships, and wireless/mobile technologies.
Invited Talks
Invited Talk
Dr Rashad Ramzan
FAST NU Islamabad
Tiny Bricks, Global Chips: Seeding IC Design across Pakistan, Oman, and KSA.
Hover to read bio →
Dr Rashad Ramzan
Rashad Ramzan received his B.Sc. from UET Lahore, M.Sc. from KTH Royal Institute of Technology Sweden, and Ph.D. from Linköping University Sweden. He has worked across academia and industry in multiple countries, authored over 100 publications, and holds 15 U.S. patents. In 2018 he founded the IC Design Lab at FAST-NU and pioneered Pakistan's first MS program in IC Design. He is also CEO of Pi Invent, with research interests in Analog and Mixed-Signal IC Design and RFIC Design.
Invited Talk
Dr Hammad Cheema
Xcelerium & NCDC
3-yrs of Running Semiconductor Training Programs: What works & What doesn't?
Hover to read bio →
Dr Hammad Cheema
Dr. Hammad M. Cheema is a Professor of Electrical Engineering at NUST-SEECS and works with Xcelerium Inc. He established the NUST Chip Design Centre, Islamabad. He has 15+ years of experience in Analog & RF IC Design, 80+ peer-reviewed publications, and 12 granted/pending patents. He is the recipient of the University Best Teacher Award and R&D grants exceeding Rs 1 Billion.
Invited Talk
Dr Muhammad Tahir
UET Lahore
Driving Semiconductor Innovation: UET Lahore's Integrated Approach to Talent and Industry
Hover to read bio →
Dr Muhammad Tahir
Muhammad Tahir is a Professor of Electrical Engineering at UET Lahore. He earned his Ph.D. from the University of Illinois at Chicago and his B.Sc. and M.Sc. from UET Lahore. He has led multiple funded research projects and authored over 60 international publications and a book. His research focuses on digital system design, computer architecture, embedded systems, and SoC design.
Invited Talk
Dr Farhan Ahmed
UIT MERL
Strengthening Pakistan's Semiconductor Ecosystem: MERL-UITU's Initiatives and Impact
Hover to read bio →
Dr Farhan Ahmed
Dr Farhan Ahmed Karim is a faculty member at UIT University, Karachi, and Team Lead at MERL-UITU. His work focuses on EDA tool development, open-source silicon, and RISC-V architecture-based processor and SoC design. He leads initiatives enabling hands-on silicon design and mentors students through Google Summer of Code and Linux Foundation LFX Mentorship.
Invited Talk
Dr Hashim Raza Khan
NED University
Semiconductor Design at NED University: Evolution, Ecosystem, and the Road Ahead
Hover to read bio →
Dr Hashim Raza Khan
Hashim Raza Khan is a Professor of Electronic Engineering at NED University, Karachi, with expertise in analog IC design, VLSI, RF circuits, embedded systems, and AI in electronics. He is also affiliated with the National Centre of Artificial Intelligence. He earned his Ph.D. from NED in collaboration with Linköping University and an M.Sc. from RWTH Aachen University, with industry experience at Infineon Technologies and Keysight Technologies.
Invited Talk
Faisal Jeddy
CEO PSEB
Building Pakistan's Semiconductor Talent Pipeline: A Strategic Gateway to Global Chip Design and Innovation
Hover to read bio →
Faisal Jeddy
Faisal Jeddy is the CEO of the Pakistan Software Export Board, with over 30 years of global experience in technology strategy and finance. A Fellow Chartered Accountant trained at A.F. Ferguson & Co., he spent 24 years in Silicon Valley as Senior Partner at BDO USA, leading IPOs, M&A, and global growth initiatives. He returned to Pakistan in 2024 and now focuses on connecting Pakistan's tech ecosystem with global markets.
Invited Talk
Omar Rasheed
IRADA
IRADA – Driving Innovation in Niche Domains & Semiconductor Chip Design
Hover to read bio →
Omar Rasheed
Omar Rashid Sheikh was commissioned in the Pakistan Army in 1998 in the Armoured Corps. He holds advanced degrees in warfare, national security, and strategic studies from NDU Islamabad and NDU China, along with executive training from Tsinghua University. He has served as a Military Observer with the United Nations and is a recipient of commendation cards from both the UN and the Pakistan Army.
Panel C: Brain Drain vs. Brain Gain & the Startup Landscape
Moderator
Yasir Javed
Renzym
Hover to read bio →
Yasir Javed
Yasir Javed is a semiconductor and digital hardware engineer with over 25 years of experience in IC design, FPGA implementation, and silicon architecture. As CEO of Renzym since 2008, he has led complex chip-level projects including subsystem integration for cluster chiplets, AMBA CHI interconnects, AXI/APB targets, UCIe PHY interfaces, and Die-to-Die links. He holds an MS in Computer Systems Engineering from CASE/UET Taxila and a BS from NUST.
Panelist
Dr Faisal Iqbal
AQLTech
Hover to read bio →
Dr Faisal Iqbal
Dr. Faisal Iqbal is CEO and Head of Engineering at Aql Tech Solutions, Islamabad, where he leads RISC-V based engineering teams across SoC and IP design, design verification, physical design, and emulation. He holds a PhD in Computer Architecture from The University of Texas at Austin and has around 20 years of semiconductor industry experience across the USA and Pakistan.
Panelist
Mubashir Saleem
Impare
Hover to read bio →
Mubashir Saleem
Mubashir Saleem is a Senior Verification Engineer at Imparé, specializing in SoC and IP-level verification using SystemVerilog and UVM. He has worked on multiple ASIC projects, developing UVM testbenches, assertions, and automating regressions using Python and Bash. He has experience with AMBA, USB, and UCIe protocols and holds an MS in Electrical Engineering (IC Design) from FAST-NUCES.
Panelist
Muhammad Bilal
GF-METRC Lab
Hover to read bio →
Muhammad Bilal
Muhammad Bilal is a Research Engineer at the GF-METRC Lab, specializing in Integrated Circuit Design. He holds a BE in Electrical Engineering from SEECS-NUST (2022) and is currently pursuing an MS at FAST-NUCES Islamabad, where his research focuses on Resistor-less Current Sensing for modern power management ICs.
Panelist
Soniya Shafi
Xcelerium
Hover to read bio →
Soniya Shafi
Soniya Shafi is a Computer Systems Engineer with over three years of experience in the semiconductor industry, specializing in verification of high-performance processor architectures. She holds a Master's degree in Computer Networks and Security. Her expertise includes RTL verification for RISC-V and vector architectures, functional coverage, and hardware-software correlation using SystemVerilog and Python-based frameworks.
Panelist
Jafar Safdar
Arcana Semi
Hover to read bio →
Jafar Safdar
Jafar Safdar is a semiconductor industry leader with over 31 years of global experience across chip design, IP, EDA, and services. He is CEO and Co-founder of Arcana Semiconductors, specializing in AI SoC design. He has held leadership roles at Synopsys and Socionext, contributed to Meta AR/VR platforms, and worked with Intel, Samsung, AMD, and Qualcomm. His expertise spans Edge AI SoCs, processor IP, and advanced-node ASIC design.
Panel B: Regional Development and Lessons Learned
Panelist
Dr Harun-Ur-Rashid
BUET
Hover to read bio →
Dr Harun-Ur-Rashid
A.B.M. Harun-ur Rashid received his B.Sc. from BUET and Ph.D. from the University of Tokyo (1996). He is currently Head of the Department of Electrical & Electronic Engineering at BUET and a Professor since 2006. He previously worked at Texas Instruments Japan and as a Research Fellow at Hiroshima University. He was a member of Bangladesh's National Semiconductor Taskforce formed in January 2025.
Panelist
Dr Ahmad Alfaifi
RDIA
Hover to read bio →
Dr Ahmad Alfaifi
Dr. Ahmad Alfaifi is a senior expert at the Research, Development and Innovation Authority (RDIA), working in the National Semiconductor Hub — a national initiative to advance Saudi Arabia's semiconductor design ecosystem. He previously served as GM of the Saudi Semiconductors Program at KACST. He holds a Ph.D. from McGill University and degrees from University of Michigan – Ann Arbor and KFUPM.
Panelist
Zihao Yu
Chinese Academy of Sciences
Hover to read bio →
Zihao Yu
Zihao Yu is a Senior Engineer at the Institute of Computing Technology, Chinese Academy of Sciences. His research focuses on agile design for open-source processor chips. He designed the "One Student One Chip" talent development initiative and developed tools supporting the open-source RISC-V processor "Xiangshan," adopted by over ten universities and industry teams. His work has been published at MICRO and received the IEEE Micro Top Picks Award.
Panelist
Waleed Al Rajhi
University of Nizwa
Hover to read bio →
Waleed Al Rajhi
Dr. Waleed Al Rajhi is Dean of Planning and Quality Management at the University of Nizwa and a key figure in Oman's higher education landscape. He holds a PhD from the University of Dundee and has taught at the University of Central Lancashire and Cardiff University. He has been instrumental in advancing semiconductor education in Oman and integrating microelectronics into the national curriculum.
Panelist
Henna Karamat
PSEB
Hover to read bio →
Henna Karamat
Henna Karamat is a prominent Pakistani leader in IT skills development, education, and gender inclusivity. She currently serves as Chief Skills Development Officer at the Pakistan Software Export Board (PSEB), an agency under the Ministry of IT.
Panelist
Bilal Abbasi
Ignite
Hover to read bio →
Bilal Abbasi
Muhammad Bilal Abbasi is General Manager (Projects) at Ignite – National Technology Fund, with over 20 years of experience in Pakistan's ICT sector. He previously served as Director General (IT) at the Ministry of IT & Telecom, where he helped draft the Pakistan Cloud First Policy, Personal Data Protection Bill, and Digital Pakistan Policy.
Hackathon Judges
Hackathon Judge
Wajahat Riaz
10xEngineers
RISC-V Architectural Compliance Hackathon
Hover to read bio →
Wajahat Riaz
Wajahat Riaz is a Senior Engineer and Manager at 10xEngineers Technologies with four years of experience in the semiconductor domain. He holds B.Sc. and M.Sc. degrees from UET Lahore and received the Semiconductor Industry Fellowship (SIF) in 2023. He leads internal training programs, mentors engineers, and serves as a peer reviewer for IEEE ISCAS 2025–26.
Hackathon Judge
Muhammad Ali Siddique
LUMS
RISC-V Architectural Compliance Hackathon
Hover to read bio →
Muhammad Ali Siddique
Muhammad Ali Siddiqi is an Assistant Professor of Electrical Engineering at LUMS, Pakistan. He holds a Ph.D. from Erasmus University Medical Center, Rotterdam, researching security and privacy of Implantable Medical Devices. He previously worked as a postdoctoral researcher at TU Delft and as a Design Engineer at Silicon Labs Norway. His research interests include low-power hardware design, brain-machine interfaces, and cybersecurity of implantable and wearable devices.
Hackathon Judge
Danish Hussain
10xEngineers
RISC-V Architectural Compliance Hackathon
Hover to read bio →
Danish Hussain
Danish Hussain is a Senior Design Verification Engineer at 10xEngineers with over three years of experience in RISC-V CPU verification. He has led verification of high-performance out-of-order server cores and closed hundreds of critical bugs using QuestaSim and Verdi. He holds an M.S. from LUMS and a B.S. in Electronics Engineering from ITU Lahore.
